

# Overview of Circuit-Simulation Activities at TKK CTL

Janne Roos

Helsinki University of Technology, Department of Electrical and Communications Engineering,  
Circuit Theory Laboratory, P.O.Box 3000, FI-02015 TKK, Finland  
janne@ct.tkk.fi

**Abstract**—This paper summarizes the recent circuit-simulation activities at Helsinki University of Technology (TKK), Circuit Theory Laboratory (CTL).

**Keywords**—circuit simulation, model-order reduction, behavioral modeling, artificial neural networks, APLAC

## I. INTRODUCTION

This paper is mostly based on the results of the national projects Advanced Radio Frequency Simulation and Modeling (ARFSIM 2002–2003), Modeling and Simulation for Advanced Integrated Circuits and Systems (MOSAICS 2004–2005), and Accurate Models Aim for Zero Errors (AMAZE 2006–2008). All these three projects have been funded by the National Technology Agency of Finland, Nokia Corporation, and AWR-APLAC Corporation. In these projects, APLAC circuit simulation and design tool [1] has been used as a common platform for the circuit analysis and modeling methods developed.

## II. ANALYSIS METHODS

During the ARFSIM, MOSAICS, and AMAZE projects, the following analysis methods of APLAC have been developed or considerably improved: DC [2], [3], [4], [5], [6], [7]; AC; transient; multitone harmonic balance [8], [9]; multivariate steady-state time-domain [10]; large-signal-small-signal; phase noise [9]; and oscillator analysis. Also, the EM-simulation method Finite Difference Time Domain (FDTD) has been accelerated [11] and modified to allow FDTD-lumped-element co-simulation [12].

## III. MODEL-ORDER REDUCTION

The whole Model-Order Reduction (MOR) chain can be divided into three steps: 1) *Interconnect modeling*: model, using EM simulation or other methods, the interconnect (e.g., layout parasitics) by a large RLC network. 2) *MOR*: reduce the RLC network to obtain a reduced-order frequency-domain interconnect model (e.g., a set of poles and residues). 3) *Macromodel realization*: link the model obtained to transient simulation of the whole nonlinear circuit by generating an appropriate equivalent-circuit representation. Most of our MOR research has been in the field of macromodel realization [13].

## IV. BEHAVIORAL MODELING

In the field of (quasi-)static Behavioral Modeling (BM) using Artificial Neural Networks (ANNs), we have carried out research [14], [15], [16] and implemented ANNModelGenerator in APLAC. Recently, we have started to study ANN-based dynamic BM.

## REFERENCES

- [1] *APLAC 8.2 Manuals*, AWR-APLAC Corporation, 2006.
- [2] M. Honkala, "Nonmonotone norm-reduction method for circuit simulation," *IEEE Electronics Letters*, vol. 38, no. 22, pp. 1316–1317, 2002.
- [3] M. Honkala, V. Karanko, and J. Roos, "Improving the convergence of combined Newton–Raphson and Gauss–Newton multilevel iteration method," *Proceedings of ISCAS 2002*, vol. 2, pp. 229–232, 2002.
- [4] V. Karanko and M. Honkala, "Least squares solution of nearly square overdetermined sparse linear systems," *Proceedings of ISCAS 2002*, 2002.
- [5] J. Roos, M. Valtonen, and J. Virtanen, "Implementation of piecewise-linear DC analysis in APLAC," *Proceedings of ICECS 2002*, vol. 3, pp. 1139–1142, 2002.
- [6] J. Roos, "On simplex-based piecewise-linear approximations of nonlinear mappings," *International Journal of Circuit Theory and Applications*, vol. 33, pp. 109–134, 2005.
- [7] M. Honkala, J. Roos, and V. Karanko, "On nonlinear iteration methods for DC analysis of industrial circuits," *Post-Conference Book of ECMI 2004*, pp. 144–148, 2006.
- [8] V. Karanko and M. Honkala, "A parallel harmonic balance simulator for shared memory multicomputers," *Proceedings of EUMW 2004*, 2004.
- [9] J. Virtanen, "Harmonic balance and phase-noise analysis methods in the APLAC circuit simulator," *Licentiate Thesis*, 2005.
- [10] A. Lehtovuori, J. Virtanen, and M. Valtonen, "GMRES preconditioners for multivariate steady-state time-domain method," *Proceedings of IMS 2003*, pp. 2129–2132, 2003.
- [11] L. Costa, "Implementing efficient array traversing for FDTD-lumped element cosimulation," *Post-Conference Book of ECMI 2004*, pp. 149–153, 2006.
- [12] L. Costa, "Incorporating lumped elements into an efficiently implemented FDTD-based electromagnetic simulator," *Licentiate Thesis*, 2005.
- [13] T. Palenius and J. Roos, "Comparison of reduced-order interconnect macromodels for time-domain simulation," *IEEE Transactions on Microwave Theory and Techniques*, vol. 52, no. 9, pp. 2240–2250, 2004.
- [14] J. Roos and A. Pohjala, "Development and comparison of formulas for scaling ANN inputs and outputs in RF-modeling applications," *Post-Conference Book of ECMI 2002*, pp. 197–201, 2004.
- [15] T. Kujanpää, J. Roos, and M. Honkala, "Experimental comparison of optimization methods in ANN training," *Proceedings of PRIME 2005*, vol. 2, pp. 430–433, 2005.
- [16] T. Kujanpää and J. Roos, "Efficient initialization of artificial neural network weights for electrical component models," *Book of Abstracts of SCEE 2006 (accepted to be published)*, 2006.